

# 

# Freescale Technology Forum

**Collaboration. Innovation. Inspiration.** 

July, 2009

# DDR Basics, Register Configurations & Pitfalls



Mazyar Razzaz, Applications Engineer

Freescale ™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2009.

1



Agenda



#### Basic DDR SDRAM

- Memory Organization & Operation
- Read and write timing

# Power QUICC DDR Controllers

Features & Capabilities


# Power QUICC DDR Controllers

Initialization & Register Configurations

# Power QUICC DDR Controllers

• Pitfalls / Debug Tips





#### Basic DDR SDRAM Memory Organization & Operation




Freescale ™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2009.

































#### **Memory Arrays**






**SENSE AMPS & WRITE DRIVERS** 

COLUMN ADDRESS DECODER





#### **Memory Arrays**




**SENSE AMPS & WRITE DRIVERS** 

COLUMN ADDRESS DECODER

Freescale Semiconductor Confidential and Proprietary Information. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2009.



#### **Memory Arrays**



**SENSE AMPS & WRITE DRIVERS** 

COLUMN ADDRESS DECODER






#### **Internal Memory Banks**

- Multiple arrays organized into banks
- Multiple banks per memory device
  - DDR1 4 banks, 2 bank address (BA) bits
  - DDR2 & DDR3-4 or 8 banks, 2 or 3 bank address (BA) bits
  - Can have one active row in each bank at any given time

#### Concurrency

• Can be opening or precharging a row in one bank while accessing another bank

► May be referred to as "internal", "logical" or "sub-" banks









#### **Memory Access**

A requested row is ACTIVATED and made accessible through the bank's row buffer.



READs and/or WRITE are issued to the active row.




is no longer accessible through the bank's row buffer.

▶ The row is **PRECHARGED** and



- Infineon HYB18T256800AF or Micron MT47H32M8
- 32M x 8 (8M x 8 x 4 banks)
  256 Mb total
- 13-bit row address
  - 8K rows
- 10-bit column address
  - 1K bits/row (8K total when you take into account the x8 width)
- 2-bit bank address








#### **Example – DDR2 DIMM**

- Infineon HYS72T3200HU or Micron MT9HTF3272A
- 9 each 32M x 8 memory devices
- ► 32M x 72 overall
- ►256 MB total
- ► Single "rank"
- ▶9 "byte lanes"






#### **DDR1/DDR2/DDR3 Basic Command Summary**

Command	/CS	/RAS	/CAS	/WE	ADDR
NOP	Н	Х	Х	Х	X
NOP	L	Н	Н	Н	X
ACTIVE	L	L	H	Н	BA, Row
READ	L	Н	L	Н	BA, Col
WRITE	L	Н	L	L	BA, Col
PRECHARGE	L	L	н	L	BA
PRECHARGE ALL	L	L	Н	L	A[10]
REFRESH	L	L	L	Н	Х
LOAD MODE REGISTER	L	L	L	L	Bank, OpCode




#### **DDR2-533 Read Timing Example**





#### **DDR2-533 Write Timing Example**








#### DDR1/DDR2/DDR3 Comparison


Feature	DDR1	DDR2	DDR3	
Package	TSOP	BGA only	BGA only	
Voltages	2.5V Core, 2.5V I/O	1.8V Core, 1.8V I/O	1.5V Core, 1.5V I/O	
Densities	64Mb-1Gb	256Mb-4Gb	256Mb-8Gb	
Internal Banks	4	4 or 8	8	
Prefetch (min WRITE burst)	2	4	8	
Data Rate	266-400 Mbps	400–800 Mbps	800–1600 Mbps	
CAS / READ Latency	2, 2.5, 3 Clk	3, 4, 5 + AL Clk	5, 6, 7+ AL Clk	
WRITE Latency	1	READ Latency - 1	CAS write Latancy	
I/O Signaling	SSTL_2	SSTL_18	SSTL_15	
Termination	Parallel termination to $V_{TT}$ for all signals	On-die for data group. V <sub>ττ</sub> termination for address, command, and control	On-die termination for data, address, command, and control	
Data Strobes	Single Ended	Single or Differential	Differential	







#### **PowerQUICC DDR Controllers Features & Capabilities**



Freescale ™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2009.





#### DDR1/DDR2/DDR3 Controller Features & Capabilities

- Supports most JEDEC standard x8, x16, x32 DDR1 & 2 & 3 devices
- Memory device densities from 64Mb through 4Gb
- ► Data rates up to: 333 Mb/s for DDR1, 800 Mb/s for DDR2 and DDR3
- Devices with 12-16 row address bits, 8-11 column address bits, 2-3 logical bank address bits
- Data mask signals for sub-doubleword writes
- Up to four physical banks (chip selects)
- Physical bank sizes up to 4GB, total memory up to 16GB per controller
- Physical bank interleaving between 2 or 4 chip selects
- Memory controller interleaving when more than 2 controllers are available
- Unbuffered or registered DIMMs





#### DDR1/DDR2/DDR3 Controller Features & Capabilities (cont.)

- ► Up to 32 open pages
  - Open row table
  - Amount of time rows stay open is programmable
- Auto-precharge, globally or by chip select
- ► Self-refresh
- ► Up to 8 posted refreshes
- Automatic or software controlled memory device initialization
- ECC: 1-bit error correction, 2-bit error detection, detection of all errors within a nibble
- ECC error injection
- Read-modify-write for sub-doubleword writes when using ECC
- Automatic data initialization for ECC
- Dynamic power management





#### **DDR2/DDR3 Controller additional Features & Capabilities**


- Partial array self refresh
- Address & command parity for Registered DIMM
- Independent driver impedance setting for data, address/command, and clock
- Mirrored DIMM supported
- Automatic CPO (operational)
- Write-leveling for DDR3
- Automatic ZQ calibration for DDR3
- Fixed or On-the-fly Burst chop mode for DDR3
- Asynchronous RESET for DDR3






### Fly By Routing Topology

- Introduction of "Fly-by" architecture
  - Address, command, control & clocks
  - Improved signal integrity...enabling higher speeds
  - On module termination





#### Fly By Routing Improved SI









#### What is write leveling

During a write cycle, the skew between the clock and strobes are increased with the fly-by topology. The write leveling will delay the strobe (and the corresponding data lane) for each byte lane to reduce/compensate for this delay.





#### **Read Adjustment**




Instead of JEDEC's MPR method, Freescale controllers use a proprietary method of read adjust method. Auto CPO will provide the expected arrival time of preamble for each strobe line of each byte lane during the read cycle to adjust for the delays cased by the fly-by topology.






#### Write Adjustment



Write leveling sequence during the initialization process will determine the appropriate delays to each strobe/data byte lane and add this delay for every write cycle.








#### PowerQUICC DDR Controllers Initialization and Register Configurations




 $\label{eq:Freescale} Freescale $$^{M}$ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2009.$ 













#### **Register configuration**

- Two general type of registers to be configured in the memory controller
- First register type are set to the DRAM related parameter values, that are provided via SPD or DRAM datasheet
- Second register type are the Non-SPD values that are set based on customer's application. For example:
  - On-die-termination (ODT) settings for DRAM and controller
  - Driver impedance setting for DRAM and controller
  - Clock adjust, write data delay, Cast to Preamble Override (CPO)
  - 2T or 3T timing
  - Burst type selection (fixed or on-fly burst chop mode)
  - Write-leveling start value (WRLVL\_START)






What Can We Adjust to Optimize the Timing?

1) CLK\_ADJUST
2) WR\_DATA\_DELAY
3) CPO
4) 2T\_EN, 3T\_EN
5) WRLVL\_EN
6) Burst chop mode





#### CLK\_ADJUST & WR\_DATA\_DELAY





#### Pitfalls / Debug Tips - Clock Adjust


- Addr/Cmd are always launched from the same location, memory clock is shifted with DDR\_SDRAM\_CLK\_CNTL[CLK\_ADJUST]
  - Used to meet setup/hold for Addr/Cmd
- Use a scope to verify that clock is centered inside of the Addr/Cmd valid eye.
  - Look at heavily loaded signal (/RAS, /CAS, /WE, Addr, BA)
  - Look at lightly loaded signal (/CS, ODT, CKE)

Bits	Name	Description	
04	_	Reserved	
58	CLK_ADJUST	Clock adjust 0000 Clock will be launched aligned with address/command 0001 Clock will be launched 1/8 applied cycle after address/command 0010 Clock will be launched 1/4 applied cycle after address/command 0011 Clock will be launched 3/8 applied cycle after address/command 0100 Clock will be launched 1/2 applied cycle after address/command 0101 Clock will be launched 5/8 applied cycle after address/command 0110 Clock will be launched 3/4 applied cycle after address/command 0111 Clock will be launched 7/8 applied cycle after address/command 0111 Clock will be launched 1 applied cycle after address/command 1000 Clock will be launched 1 applied cycle after address/command 1000 Clock will be launched 1 applied cycle after address/command 1001–1111Reserved	
9–31	—	Reserved	





**Eye Diagrams** 




Freescale Semiconductor Confidential and Proprietary Information. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2009.

35



**Eye Diagrams** 




Freescale Semiconductor Confidential and Proprietary Information. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2009.

36



**Eye Diagrams** 




Freescale Semiconductor Confidential and Proprietary Information. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2009.

37



**Eye Diagrams** 




Freescale Semiconductor Confidential and Proprietary Information. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2009.

38



**Eye Diagrams** 



Freescale Semiconductor Confidential and Proprietary Information. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2009.



# **Pitfalls / Debug Tips – Write Data Delay**

- Controlled via TIMING\_CFG\_2[WR\_DATA\_DELAY]
- Used to meet t<sub>DQSS</sub> timing requirements
  - In addition to compensating for CLK\_ADJUST setting
- Verify using a scope
  - Must be measured after DDR\_SDRAM\_CLK\_CNTL[CLK\_ADJUST] has been optimized
- Erroneous values may cause failures on writes to DRAM

19–21	Write command to write data strobe timing adjustment. Controls the amount of delay applied to the data and data strobes for writes. See Section 9.5.9, "DDR SDRAM Write Timing Adjustments," for details.		
	000 0 clock delay 001 1/4 clock delay 010 1/2 clock delay 011 3/4 clock delay	100 1 clock delay 101 5/4 clock delay 110 3/2 clock delay 111 Reserved	

Freescale Semiconductor Confidential and Proprietary Information. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2009.





## **Pitfalls / Debug Tips - CAS to Preamble**

- Set via TIMING\_CFG\_2[CPO]
- ► Use application note AN2583 section 4.2 to calculate
- Must be calculated after DDR\_SDRAM\_CLK\_CNTL[CLK\_ADJUST] has been optimized
- ► Use the center value if more than one valid CPO available.

Bits N	lame	Description		
4–8 C		MCAS-to-preamble override. Defines the number of DRAM cycles between when a read is issue and when the corresponding DQS preamble is valid for the memory controller. For these decoding "READ_LAT" is equal to the CAS latency plus the additive latency.		
		00000 READ_LAT + 1 00001 Reserved 00010 READ_LAT 00011 READ_LAT + 1/4 00100 READ_LAT + 1/2 00101 READ_LAT + 3/4 00110 READ_LAT + 3/4 01101 READ_LAT + 5/4 01000 READ_LAT + 5/4 01001 READ_LAT + 7/4 01010 READ_LAT + 2 01011 READ_LAT + 9/4	01101 READ_LAT + 11/4 01110 READ_LAT + 3 01111 READ_LAT + 13/4 10000 READ_LAT + 7/2 10001 READ_LAT + 15/4 10010 READ_LAT + 4 10011 READ_LAT + 17/4 10100 READ_LAT + 9/2 10101 READ_LAT + 19/4	

Freescale Semiconductor Confidential and Proprietary Information. Freescale <sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2009.






# 2T/3T Timing

Puts Addr/Cmd signals on the bus for 2 or 3 clock cycles instead of 1
 Does not affect Control signals


- ► When to use?
  - Two dual-rank unbuffered DIMMs
  - 36 loads on Addr/Cmd lines
- Typically not required for:
  - One dual-rank unbuffered DIMM
  - 18 loads on Addr/Cmd lines
- ► When not to use?
  - Registered DIMMs

Freescale Semiconductor Confidential and Proprietary Information. Freescale <sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2009.





#### **PowerQUICC DDR Controllers Pitfalls / Debug Tips**



semiconductor

Freescale ™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2009.



# **Pitfalls / Debug Tips - DDR Type POR Configuration**

Functional Signal	Reset Configuration Name	Value (Binary)	Meaning
LGPL0, LGPL1	cfg_dram_type[0:1]	00	Reserved
Default (11)		01	DDR1 2.5V, CKE low at reset
		10	Reserved
		11	DDR2 1.8V, CKE low at reset (default)

#### Table 4-16. DDR DRAM Type

#### Table 4-20. DDR DRAM Type

Functional Signal	Reset Configuration Name	Value (Binary)	Meaning
LGPL0/LFCLE	cfg_dram_type		DDR3 1.5 V, CKE low at reset
Default (1)			DDR2 1.8 V, CKE low at reset (default)

Freescale Semiconductor Confidential and Proprietary Information. Freescale <sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2009.





## **Pitfalls / Debug Tips - ECC and DDR Error Registers**

ECC should be enabled if possible

- DDR\_SDRAM\_CFG[ECC\_EN] enables ECC
- DDR\_SDRAM\_CFG\_2[D\_INIT] initializes data and ECC in DRAM
- If ECC cannot be enabled, it may be more difficult to detect DDR generated errors

ERR\_DETECT register should be checked for DDR errors

- ACE Automatic calibration error
- MBE Multi-bit ECC error
- SBE Single-bit ECC error
- MSE Memory select error





#### Pitfalls / Debug Tips - CAS Latency / Write Latency / Additive Latency

- Program write latency based on DRAM type
  - DDR1 -> Write latency = 1 DRAM cycle
  - DDR2 -> Write latency = (Read latency 1) DRAM cycles
  - DDR3 -> Write latency = CWL

Programming CAS latency too high can degrade performance

- Check DRAM datasheet based on frequency used and specific DRAM device
- When ODT is used, other rules must be followed to allow ODT to assert early enough
  - DDR2: Write latency + additive latency >= 3 cycles
  - DDR3: TIMING\_CFG\_5 [WODT\_ON], [WODT\_OFF] = WL-1 cycles for fixed or fly-by burst chop

Freescale Semiconductor Confidential and Proprietary Information. Freescale ™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2009.





# **Pitfalls / Debug Tips - DDR Mode Registers**

- Values programmed into DDR mode registers must match DDR controller configuration registers
  - CAS latency
  - Burst length
  - Write recovery
    - Not a straight decode in Mode Register
  - Active powerdown exit time
  - Additive latency
  - Differential DQS enable
- DLL reset and OCD calibration fields are controlled automatically by the DDR controller





\*Pitfalls / Debug Tips - Programming twtr, trrd, and trtp

- ► Use caution when calculating:
  - TIMING\_CFG\_1[WRTORD] (twtr)
  - TIMING\_CFG\_1[ACTTOACT] (trrd)
  - TIMING\_CFG\_2[RD\_TO\_PRE] (trtp)
  - DDR2: Minimum value for each parameter is 2 DRAM clocks
  - DDR3: Minimum value for each parameter is 4 DRAM clocks





# Pitfalls / Debug Tips - 200 us Delay

200 µ s for DDR2 and 512 us for DDR3 must pass between stable clocks and CKE assertion

Clocks are stable after DDR\_SDRAM\_CLK\_CNTL[CLK\_ADJUST] is programmed and any chip select has been enabled via CSn\_CONFIG[CS\_n\_EN]


CKE is asserted after DDR\_SDRAM\_CFG[MEM\_EN] is set

Software must provide delay between these 2 steps

Freescale Semiconductor Confidential and Proprietary Information. Freescale ™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2009.







# References

Freescale ™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2009.





### **Useful References**

#### Books:

• DRAM Circuit Design: A Tutorial, Brent Keeth and R. Jacob Baker, IEEE Press, 2001

#### ► Freescale AppNotes:

- AN2582 Hardware and Layout Design Considerations for DDR Memory Interfaces
- AN2910 Hardware and Layout Design Considerations for DDR2 Memory Interfaces
- AN2583 Programming the PowerQUICC III / PowerQUICC II Pro DDR SDRAM Controller
- AN3369 PowerQUICC DDR2 SDRAM Controller Register Setting Considerations

#### Micron AppNotes:

- TN-46-05 General DDR SDRAM Functionality
- TN-47-02 DDR2 Offers New Features and Functionality
- TN-41-02 DDR3 ZQ calibration

#### ► JEDEC Specs:

- JESD79E Double Data Rate (DDR) SDRAM Specification
- JESD79-2B DDR2 SDRAM Specification
- JESD79-3A DDR3 SDRAM Specification

Freescale Semiconductor Confidential and Proprietary Information. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2009.





Thank you for attending this presentation. We'll now take a few moments for the audience's questions and then we'll begin the question and answer session.

